

# Local Instruction Scheduling — A Primer for Lab 3 —

COMP 412 Fall 2005

Copyright 2005, Keith D. Cooper, Ken Kennedy & Linda Torczon, all rights reserved. Students enrolled in Comp 412 at Rice University have explicit permission to make copies of these materials for their personal use.

#### What Makes Code Run Fast?

- Many operations have non-zero latencies
- Modern machines can issue several operations per cycle
- Execution time is order-dependent (and has been since the 60's)
- Assumed latencies (conservative)

<u>Operation</u>	<b>Cycles</b>
load	3
store	3
loadl	1
add	1
mult	2
fadd	1
fmult	2
shift	1
branch	0 to 8

<ul> <li>Loads &amp; stores may or may not block</li> </ul>
> Non-blocking $\Rightarrow$ fill those issue slots
<ul> <li>Branch costs vary with path taken</li> </ul>
<ul> <li>Branches typically have delay slots</li> </ul>
<ul><li>&gt; Fill slots with unrelated operations</li><li>&gt; Percolates branch upward</li></ul>
<ul> <li>Scheduler should hide the latencies</li> </ul>
Lad 3 Will duild a local scheduler



#### Example



#### $w \leftarrow w * 2 * x * y * z$

Simple schedule

Schedule loads early

1 loadAl

2 loadAl

r0,@w

 $r0,@x \Rightarrow r2$ 

 $\Rightarrow$  r1

1	loadAl	r0,@w	⇒r1
4	add	r1,r1	⇒r1
5	loadAl	r0,@x	⇒r2
8	mult	r1,r2	⇒r1
9	loadAl	r0,@y	⇒r2
12	mult	r1,r2	⇒r1
13	loadAl	r0,@z	⇒r2
16	mult	r1,r2	⇒r1
18	storeAl	r1	⇒ r0,@w
04	A 1 6		-

21 r1 is free

 $r0,@y \Rightarrow r3$ 3 loadAl 4 add  $r1,r1 \Rightarrow r1$ 5 mult  $r1,r2 \Rightarrow r1$ 6 loadAl  $r0,@z \Rightarrow r2$ r1,r3  $\Rightarrow$  r1 7 mult 9 mult  $r1,r2 \Rightarrow r1$ 11 storeAl r1 ⇒ r0,@w 14 r1 is free

2 registers, 20 cycles

3 registers, 13 cycles

Reordering operations for speed is called *instruction scheduling* 

## Instruction Scheduling (Engineer's View)

#### The Problem

Given a code fragment for some target machine and the latencies for each individual operation, reorder the operations to minimize execution time



The Task

- Produce correct code
- Minimize wasted cycles
- Avoid spilling registers
- Operate efficiently



To capture properties of the code, build a precedence graph G

- Nodes  $n \in G$  are operations with type(n) and delay(n)
- An edge  $e = (n_1, n_2) \in G$  if & only if  $n_2$  uses the result of  $n_1$

a:	loadAl	r0,@w	⇒ r1
b:	add	r1,r1	⇒r1
C:	loadAl	r0,@x	⇒r2
d:	mult	r1,r2	⇒r1
e:	loadAl	r0,@y	⇒r2
f:	mult	r1,r2	⇒r1
g:	loadAl	r0,@z	⇒r2
h:	mult	r1,r2	⇒r1
i:	storeAl	r1	⇒ r0,@w



The Precedence Graph

The Code



- A <u>correct schedule</u> S maps each  $n \in N$  into a non-negative integer representing its cycle number, <u>and</u>
- 1.  $S(n) \ge 0$ , for all  $n \in N$ , obviously
- 2. If  $(n_1, n_2) \in E$ ,  $S(n_1) + delay(n_1) \leq S(n_2)$
- 3. For each type t, there are no more operations of type t in any cycle than the target machine can issue

The <u>length</u> of a schedule *S*, denoted L(S), is  $L(S) = \max_{n \in N} (S(n) + delay(n))$ 

The goal is to find the shortest possible correct schedule. S is <u>time-optimal</u> if  $L(S) \leq L(S_1)$ , for all other schedules  $S_1$ A schedule might also be optimal in terms of registers, power, or space....

## Instruction Scheduling (What's so difficult?)



Critical Points

- All operands must be available
- Multiple operations can be <u>ready</u>
- Moving operations can lengthen register lifetimes
- Placing uses near definitions can shorten register lifetimes
- Operands can have multiple predecessors

Together, these issues make scheduling <u>hard</u> (NP-Complete)

Local scheduling is the simple case

- Restricted to straight-line code
- Consistent and predictable latencies

Instruction Scheduling: The Big Picture



- 1. Build a precedence graph, P
- 2. Compute a *priority function* over the nodes in P
- 3. Use list scheduling to construct a schedule, one cycle at a time
  - a. Use a queue of operations that are ready
  - b. At each cycle
    - I. Choose the highest priority ready operation and schedule it
    - II. Update the ready queue
- Local list scheduling
- The dominant algorithm for twenty years
- A greedy, heuristic, local technique

#### Local List Scheduling



Cycle ← 1 Ready ← leaves of <i>P</i> Active ← Ø	Removal in priority order
while (Ready $\cup$ Active $\neq \emptyset$ ) if (Ready $\neq \emptyset$ ) then remove an <i>op</i> from Ready	
$S(op) \leftarrow Cvcle$	op has completed execution
Active $\leftarrow$ Active $\cup$ op	
Cycle ← Cycle + 1	
for each $op \in Active$	
if $(S(op) + delay(op) \leq Cycle)$ then	
remove op from Active	If successor's operands are
for each successor s of op in P	ready, put it on Ready
if (s is ready) then	
$Poody \leftarrow Poody     s$	
Reauy - Reauy 0 5	

#### Scheduling Example

1. Build the precedence graph

loadAl r0,@w ⇒ r1 a:  $r1,r1 \Rightarrow r1$ b: add  $r0,@x \Rightarrow r2$ loadAl C: r1,r2  $\Rightarrow$  r1 mult d:  $r0,@y \Rightarrow r2$ loadAl e:  $r1,r2 \Rightarrow r1$ f: mult loadAl  $r0,@z \Rightarrow r2$ g: mult  $r1,r2 \Rightarrow r1$ h: i: storeAl r1 ⇒ r0,@w





**The Precedence Graph** 



### Scheduling Example

1. Build the precedence graph

2. Determine priorities: longest latency-weighted path

a:	loadAl	r0,@w	⇒ r1
b:	add	r1,r1	⇒ r1
C:	loadAl	r0,@x	⇒r2
d:	mult	r1,r2	⇒ r1
e:	loadAl	r0,@y	⇒r2
f:	mult	r1,r2	⇒ r1
g:	loadAl	r0,@z	⇒r2
h:	mult	r1,r2	⇒ r1
i:	storeAl	r1	⇒ r0,@w





**The Precedence Graph** 



### Scheduling Example

- 1. Build the precedence graph
- 2. Determine priorities: longest latency-weighted path



**The Code** 





## Detailed Scheduling Algorithm I



Idea: Keep a collection of worklists W[c], one per cycle

– We need MaxC = max delay + 1 such worklists

Code:

```
for each n \in N do begin count[n] := 0; earliest[n] = 0 end
for each (n1,n2) \in E do begin
count[n2] := count[n2] + 1;
successors[n1] := successors[n1] \cup \{n2\};
end
for i := 0 to MaxC - 1 do W[i] := \emptyset;
Wcount := 0;
for each n \in N do
if count[n] = 0 then begin
W[0] := W[0] \cup \{n\}; Wcount := Wcount + 1;
end
c := 0; // c is the cycle number
cW := 0;// cW is the number of the worklist for cycle c
instr[c] := \emptyset;
```

#### Detailed Scheduling Algorithm II



```
while Wcount > 0 do begin
           while W[cW] = \emptyset do begin
               c := c + 1; instr[c] := \emptyset; cW := mod(cW+1,MaxC);
           end
           nextc := mod(c+1,MaxC);
           while W[cW] \neq \emptyset do begin
Priority —> select and remove an arbitrary instruction x from W[cW];
               if \exists free issue units of type(x) on cycle c then begin
                   instr[c] := instr[c] \cup \{x\}; Wcount := Wcount - 1;
                   for each y \in successors[x] do begin
                       count[y] := count[y] - 1;
                       earliest[y] := max(earliest[y], c+delay(x));
                       if count[y] = 0 then begin
                           loc := mod(earliest[y],MaxC);
                           W[loc] := W[loc] \cup {y}; Wcount := Wcount + 1;
                       end
                   end
               else W[nextc] := W[nextc] \cup {x}:
           end
       end
```

Comp 412 Fall 2005

#### More List Scheduling



List scheduling breaks down into two distinct classes

Forward list scheduling	Backward list scheduling
<ul> <li>Start with available operations</li> </ul>	<ul> <li>Start with no successors</li> </ul>
<ul> <li>Work forward in time</li> </ul>	<ul> <li>Work backward in time</li> </ul>
• Ready $\Rightarrow$ all operands available	• Ready $\Rightarrow$ latency covers uses

#### Variations on list scheduling

- Prioritize critical path(s)
- Schedule last use as soon as possible
- Depth first in precedence graph (minimize registers)
- Breadth first in precedence graph (minimize interlocks)
- Prefer operation with most successors

Comp 412 Fall 2005



- Implement two schedulers for basic blocks in ILOC
- One must be list scheduling with specified priority
- Other can be a second priority, or a different algorithm
- Same ILOC subset as in lab 1 (plus NOP)
- Different execution model
  - Two asymmetric functional units
  - Latencies different from lab 1
  - Simulator different from lab 1



- Are we in over our heads? No. The hard part of this lab should be trying to get good code. The programming is not bad; you can reuse some stuff from lab 1. You have all the specifications & tools you need. Jump in and start programming.
- How many registers can we use? Assume that you have as many registers as you need. If the simulator runs out, we'll get more. Rename registers to avoid false dependences & conflicts.
- 3. What about a store followed by a load? If you can show that the two operations must refer to different memory locations, the scheduler can overlap their execution. Otherwise, the store must complete before the load issues.
- 4. What about test files? We will put some test files online on OwlNet. We will test your lab on files you do not see. We have had problems (in the past) with people optimizing their labs for the test data. (Not that you would do that!)

#### Lab 3 - Hints



- Begin by renaming registers to eliminate false dependencies
- Pay attention to loads and stores
  - When can they be reordered?
- Understand the simulator
- Inserting NOPs may be necessary to get correct code
- Tiebreakers can make a difference