




# Intermediate Representations

Copyright 2003, Keith D. Cooper, Ken Kennedy & Linda Torczon, all rights reserved. Students enrolled in Comp 412 at Rice University have explicit permission to make copies of these materials for their personal use.



- Front end produces an intermediate representation (IR)
- Middle end transforms the *IR* into an equivalent *IR* that runs more efficiently
- Back end transforms the *IR* into native code
- *IR* encodes the compiler's knowledge of the program
- Middle end usually consists of several passes

### Intermediate Representations



- Decisions in IR design affect the speed and efficiency of the compiler
- Some important *IR* properties
  - $\rightarrow$  Ease of generation
  - $\rightarrow$  Ease of manipulation
  - $\rightarrow$  Procedure size
  - $\rightarrow$  Freedom of expression
  - $\rightarrow$  Level of abstraction
- The importance of different properties varies between compilers
  - $\rightarrow$  Selecting an appropriate *IR* for a compiler is critical

Types of Intermediate Representations

- Three major categories
- Structural
  - $\rightarrow$  Graphically oriented
  - → Heavily used in source-to-source translators
  - $\rightarrow$  Tend to be large
- Linear
  - $\rightarrow$  Pseudo-code for an abstract machine
  - $\rightarrow$  Level of abstraction varies
  - $\rightarrow$  Simple, compact data structures
  - $\rightarrow$  Easier to rearrange
- Hybrid
  - $\rightarrow$  Combination of graphs and linear code
  - → Example: control-flow graph

Examples: 3 address code Stack machine code

Example: Control-flow graph

Examples:


Trees, DAGs

ALL ALL

## Level of Abstraction



- The level of detail exposed in an IR influences the profitability and feasibility of different optimizations.
- Two different representations of an array reference:




High level AST: Good for memory disambiguation

loadI	1		=>	$r_{_1}$
sub	$r_{j}$ ,	$\mathbf{r}_{_{1}}$	=>	$\mathbf{r}_{2}$
loadI	10		=>	$\mathbf{r}_{3}$
mult	$\mathbf{r}_{2}$ ,	$\mathbf{r}_{3}$	=>	$\mathbf{r}_{4}$
sub	$r_{i}$ ,	$\mathbf{r}_{_{1}}$	=>	$\mathbf{r}_{5}$
add	$r_4$ ,	$\mathbf{r}_{5}$	=>	$r_{6}$
loadI	@A		=>	$\mathbf{r}_7$
Add	$\mathbf{r}_{7}$ ,	$r_{6}$	=>	$r_8$
load	$r_8$		=>	$r_{_{Aij}}$

Low level linear code: Good for address calculation

## Level of Abstraction

- and the second
- Structural IRs are usually considered high-level
- Linear IRs are usually considered low-level
- Not necessarily true:




#### loadArray A,i,j

High level linear code

Abstract Syntax Tree



An abstract syntax tree is the procedure's parse tree with the nodes for most non-terminal nodes removed




x - 2 \* y

- Can use linearized form of the tree
  - $\rightarrow$  Easier to manipulate than pointers
    - x 2 y \* in postfix form
    - \* 2 y x in prefix form
- S-expressions are (essentially) ASTs

Directed Acyclic Graph



A directed acyclic graph (DAG) is an AST with a unique node for each value



- Makes sharing explicit
- Encodes redundancy

Same expression twice means that the compiler might arrange to evaluate it just once!

## Stack Machine Code



Originally used for stack-based computers, now Java

- Example:
  - x 2 \* y becomes

push x push 2 push y multiply subtract

Advantages

- Compact form
- Introduced names are *implicit*, not *explicit*
- Simple to generate and execute code

Useful where code is transmitted over slow communication links (*the net* )

Implicit names take up no space, where explicit ones do! Three Address Code




Several different representations of three address code

• In general, three address code has statements of the form:

 $\mathsf{x} \gets \mathsf{y} \ \underline{\textit{op}} \ \mathsf{z}$ 

With 1 operator ( $\underline{op}$ ) and, at most, 3 names (x, y, & z)



• Compact form

Naïve representation of three address code

Three Address Code: Quadruples

- Table of k \* 4 small integers
- Simple record structure
- Easy to reorder
- Explicit names

load r1, y loadI r2, 2 mult r3, r2, r1 load r4, x sub r5, r4, r3 The original FORTRAN compiler used "quads"

load	1	У	
loadi	2	2	
mult	3	2	1
load	4	X	
sub	5	4	2


RISC assembly code

Quadruples



## Three Address Code: Triples

- Index used as implicit name
- 25% less space consumed than quads
- Much harder to reorder





Three Address Code: Indirect Triples



- List first triple in each statement
- Implicit name space
- Uses more space than triples, but easier to reorder

(100)	(100)	load	у	
(105)	(101)	loadI	2	
	(102)	mult	(100)	(101)
	(103)	load	x	
	(104)	sub	(103)	(102)

- Major tradeoff between quads and triples is compactness versus ease of manipulation
  - $\rightarrow$  In the past compile-time space was critical
  - $\rightarrow$  Today, speed may be more important

Static Single Assignment Form

- The main idea: each name defined exactly once
- Introduce  $\phi$ -functions to make it work

SSA-form

Strengths of SSA-form

Original

- Sharper analysis
- (sometimes) faster algorithms



## Two Address Code

Allows statements of the form

 $\mathsf{x} \gets \mathsf{x} ~ \underline{\mathit{op}} ~ \mathsf{y}$ 

Has 1 operator  $(\underline{op})$  and, at most, 2 names (x and y)

 $z \leftarrow x - 2 * y$  becomes

• Can be very compact

$$t_{1} \leftarrow 2$$
  

$$t_{2} \leftarrow \text{load } y$$
  

$$t_{2} \leftarrow t_{2} * t_{1}$$
  

$$z \leftarrow \text{load } x$$
  

$$z \leftarrow z - t_{2}$$

Problems

Example:

- Machines no longer rely on destructive operations
- Difficult name space
  - $\rightarrow$  Destructive operations make reuse hard
  - $\rightarrow$  Good model for machines with destructive ops (PDP-11)





## Control-flow Graph



Models the transfer of control in the procedure

- Nodes in the graph are basic blocks
  - $\rightarrow$  Can be represented with quads or any other linear representation
- Edges in the graph represent control flow





- Repeatedly lower the level of the intermediate representation
  - $\rightarrow$  Each intermediate representation is suited towards certain optimizations
- Example: the Open64 compiler
  - → WHIRL intermediate format
    - Consists of 5 different *IRs* that are progressively more detailed

## Memory Models

Two major models

- Register-to-register model
  - $\rightarrow$  Keep all values that can legally be stored in a register in registers
  - $\rightarrow$  Ignore machine limitations on number of registers
  - $\rightarrow$  Compiler back-end must insert loads and stores
- Memory-to-memory model
  - $\rightarrow$  Keep all values in memory
  - $\rightarrow$  Only promote values to registers directly before they are used
  - $\rightarrow$  Compiler back-end can remove loads and stores
- Compilers for RISC machines usually use register-to-register
  - $\rightarrow$  Reflects programming model
  - $\rightarrow$  Easier to determine when registers are used



and a star

Representing the code is only part of an IR

There are other necessary components

- Symbol table (already discussed)
- Constant table
  - $\rightarrow$  Representation, type
  - $\rightarrow$  Storage class, offset
- Storage map
  - → Overall storage layout
  - $\rightarrow$  Overlap information
  - $\rightarrow$  Virtual register assignments